



ELSEVIER

Contents lists available at ScienceDirect

## Simulation Modelling Practice and Theory

journal homepage: [www.elsevier.com/locate/simpat](http://www.elsevier.com/locate/simpat)

# Dynamic evolution control for synchronous buck DC–DC converter: Theory, model and simulation

Ahmad Saudi Samosir<sup>a,b,\*</sup>, Abdul Halim Mohd Yatim<sup>b</sup>

<sup>a</sup> Universitas Lampung, Jl. Soemantri Brojonegoro No.1, Bandar Lampung 35145, Indonesia

<sup>b</sup> Universiti Teknologi Malaysia, UTM Skudai, 81310 Johor Bahru, Malaysia

## ARTICLE INFO

### Article history:

Received 24 April 2009

Received in revised form 1 January 2010

Accepted 11 January 2010

Available online 20 January 2010

### Keywords:

Dynamic evolution control

New control technique

Synchronize buck DC–DC converter

Power converter controller

Nonlinear control

## ABSTRACT

This paper proposes a new control technique for synchronous buck DC–DC converter. Theory, design and implementation of the proposed control technique are provided. A new approach for converter controller synthesis based on dynamic evolution control theory is presented. In order to synthesize the converter controller, this method uses a simple analysis of nonlinear equation models of the converter. The synthesis process is simple and requires a quite low bandwidth for the controller. Therefore, this control method is suitable for digital control implementation. As an illustrative example, the synthesis of synchronous buck DC–DC converter controller is discussed in detail. The model of the synchronous buck DC–DC converter system was implemented using SimPowerSystems toolbox of MATLAB-SIMULINK. Performance of the proposed dynamic evolution control under step load change and step input voltage condition was investigated. Simulation results confirm that the proposed control method is superior to traditional PI based controller because of fast transient response and good disturbance rejection.

© 2010 Elsevier B.V. All rights reserved.

## 1. Introduction

According to the growth of power electronics application, the use of the synchronous buck converter has increased. This converter is one of the most common converter topologies that are usually used in power electronics application [2,12]. Synchronous buck converters are step-down switching-mode power converters. They are popular because of their high efficiency and compact size. They are used in place of linear voltage regulators at a relatively high output power. Synchronous buck converters are the most widely used type of power converter in battery-powered applications. Many application of power electronics converter use the synchronous buck converter as their basic topology. For example, synchronous buck converter is usually used in high efficiency power supplies.

In view of this, the need of good controllers for synchronous buck converter also increases. There is an increasing need for good controllers to obtain precise output voltage regulation under different supply and load conditions.

Synchronous buck converters represent a challenging field for sophisticated control techniques application due to their intrinsic nature of nonlinear and time-variant systems [11–15]. In terms of converter controller design, the use of averaging or sampling techniques, followed by linearization and small-signal analysis allows the derivation of linear time-invariant dynamic models for any converter topology. This approach enables the designer to use a simple linear controller to keep the system stable. However, they are normally dependent on the converter's operating point [4–8]. In other words, it is only

\* Corresponding author. Address: Universiti Teknologi Malaysia, UTM Skudai, 81310 Johor Bahru, Malaysia. Tel.: +60 7 5535829.  
E-mail address: [saudi.ahmad@gmail.com](mailto:saudi.ahmad@gmail.com) (A.S. Samosir).

applicable for a near specified operating point, while the parameters of any transfer function or state-space matrix describing a DC–DC converter may vary depending on its output voltage, input voltage or load current.

In this paper, a new approach for synchronous buck converter controller's synthesis based on dynamic evolution control theory is presented. The proposed dynamic evolution control exploits the non-linearity and time-varying properties of the system to make it a superior controller. This control method tries to overcome the mentioned problem of linear control by explicitly using dynamic equation model of the converter for control synthesis. Synthesis example of dynamic evolution control, when applied to synchronous buck DC–DC converter, is discussed in detail. In order to synthesize the converter controllers, this method uses a simple analysis of nonlinear equation models of the converter.

This paper explores the potential and feasibility of dynamic evolution control for power electronics circuits. Synchronous buck converter is considered to exhibit that satisfactory voltage regulation can be achieved without having to obtain complex mathematical models for large signals or having to estimate the range of parameter variation.

The synthesis process is simple and requires a low bandwidth for the controller. Therefore it only requires simple calculations and easy to realize in digital format, thus suitable for digital control implementation.

A comprehensive simulation analysis was conducted to verify the controller performance. The performance of dynamic evolution control under step load variation condition is tested through simulation by using Matlab-Simulink. Simulation results are presented to explore the potentials of dynamic evolution control for applications to power electronics circuits.

The results shown that dynamic evolution control is expected to obtain several advantages such as zero steady-state error, wide range stability, and robust performance. Moreover, the dynamic evolution control is operated at constant switching frequency. Hence, the problems of power filtering are reduced.

## 2. Dynamic evolution control

The dynamic evolution control (DEC) is derived based on the basic terminology of control theory, especially the definition of feedback control. Definition states, 'feedback control refers to an operation that, in the presence of disturbances, tends to reduce the difference between the output of a system and some reference input and that does so on the basis of this difference' [1].

From this definition we make the assumption that, "The difference between output and the reference input in a controlled system, denotes as the error state, must be reduced to zero at any instant of time, regardless, whether the disturbance is present or not".

In connection with this assumption, the DEC proposes a technique to control the dynamic evolution of the error state of the controlled system. In dynamic evolution control, the error state is forced to go to zero by following a specific path, called the evolution path. This evolution path ensures the error state must be reduced toward zero at the increase of time.

Design of the DEC-based controller [3,9,10] can be described as follows:

1. Evolution path selection.
2. Dynamic evolution function.
3. Analysis of converter system.
4. Synthesis of duty cycle formula.
5. PWM duty cycle generation.

### 2.1. Evolution path

The first step that needs to be done in the DEC-based control design is to determine the evolution path that ensures the error state will go to zero at any instant of time. In an effort to determine the evolution path, we have plot the evolution path based on an approach to the dynamic response of second order system.

Fig. 1a shows the dynamic response of second order system in time domain. This figure shows that, in the increase of time, the magnitude of system output should lead to a value determined by a reference input. A common observation in second order system is that an overshoot and oscillations are inherent on the magnitude of system output.

By analyzing the error state of this second order system, the dynamic evolution of error state can be depicted as in Fig. 1b. From this figure, it can be considered that the magnitude of error will decrease to zero in the increase of time. Similarly as in the magnitude of system output, an 'overshoot' and oscillations are present on the evolution of magnitude of error.

An approach to improve the performance of the system is done by controlling the output response of the system so that no overshoot and oscillations occurs as shown in Fig. 2a. The figure shows for an ideal output response, the magnitude of system output from zero origin increases to a value determined by a set reference input and maintains this value upon reaching this state.

In terms of the error, the ideal error trajectory is as shown in Fig. 2b. With the initial error is positive, the magnitude of error will decrease to zero in the increase of time and maintains this position.

From this basis, the dynamic evolution path is proposed. The dynamic evolution control adopts this ideal error trajectory as the ideal evolution path. In order to facilitate the analysis, an approximation to the ideal evolution path is performed. The ideal evolution path is approximated by two straight lines (piecewise linear) or an exponential function.




Fig. 1. (a) Dynamic response of second order system. (b) Error.




Fig. 2. (a) Step response of improved system. (b) Ideal error graph.

2.1.1. Piecewise linear evolution path

As the first approximation, the ideal error trajectory from Fig. 2b is approximated as two straight lines. The first line describes the movement of the error from positive values to zero. This line shows that when the initial value of error is positive, in the increase of time, the value of error must decrease towards zero. The second line describes the movement of the error after reaching the zero position. This line shows that when the error has reached zero, it will maintain this position over time.

Since the initial values of the error can be either be positive or negative, a third line must be added to accommodate the movement of error from negative values goes to zero. This line shows that when the initial value of error is negative, in the increase of time, the value of error must increase towards zero.

Hence, the evolution path of error state can be drawn as a piecewise linear graph as in Fig. 3. When the initial value of error is positive, the error is decreased to zero in accordance to line  $Y_1$ . After reaching zero position, the error will maintain in the zero position in accordance to line  $Y_0$ . On the other hand, if the initial value of error is negative, the error is increased to zero in accordance to line  $Y_2$ .

From Fig. 3, the equation of lines  $Y_0$ ,  $Y_1$ , and  $Y_2$  can be written as:

$$Y_0 = 0 \tag{1}$$

$$Y_1 = C - m.t \tag{2}$$

$$Y_2 = -C + m.t \tag{3}$$

where  $C$  is the initial value of  $Y$ , and  $m$  is proportional to the slope of  $Y_1$ .

In Fig. 3, if the initial value of  $Y$  is positive, the value of  $Y$  decrease linearly to zero as a function of time by following  $Y_1$ , on the other hand if the initial value of  $Y$  is negative, the absolute value of  $Y$  increase linearly to zero as a function of time by following  $Y_2$ . The steepness of the slope of  $Y_1$  is proportional to the slope factor  $m$  and when the value of  $Y$  reaches the zero position ( $Y = 0$ ), it maintains this position at  $Y_0$  condition.




Fig. 3. Piecewise linear evolution path.




Fig. 4. Exponential evolution path.

In general form, the equation of  $Y_0$ ,  $Y_1$ , and  $Y_2$  from (1)–(3), can be represented as:

$$Y = (C - m.t).u \tag{4}$$

where  $u$  is the specific coefficient of  $Y$  and the value of  $u$  is given as:

$$u = \begin{cases} -1, & \text{for } Y < 0 \\ 0, & \text{for } Y = 0 \\ +1, & \text{for } Y > 0 \end{cases} \tag{5}$$

2.1.2. Exponential evolution path

For the second approximation, the ideal error trajectory shown in Fig. 2b is approximated as an exponential function as shown in Fig. 4. The concept is the same as described in A except that the trajectory function is exponential instead of straight lines. The equation of this trajectory is given in (6). With this approximation, the equation of the evolution path is unique. This equation applies to both initial values of positive or negative. Even though the initial values of error are positive or negative the error state move to zero position by following this equation.

$$Y = Ce^{-mt} \tag{6}$$

where  $C$  is the initial value of  $Y$ , and  $m$  is proportional to the initial decrease rate of  $Y$ .

2.2. Dynamic evolution function

The objective of the dynamic evolution control is to control the dynamic characteristic of the system and operate on the target equation,  $Y = 0$ . In the dynamic evolution control system, the dynamic characteristics of converter system are forced to follow an evolution path. This evolution path must decrease to zero accordingly with time. In this paper, the selected evolution path is an exponential function as shown in Fig. 4. With this exponential function, the value of  $Y$  is decrease exponentially to zero as a function of time. The decrease slope of  $Y$  is proportional to the decrease rate  $m$ .




Fig. 5. PWM signal generator.

If  $Y$  represents the state errors function of the converter, and  $Y$  is forced to follow the evolution path as show in Fig. 4, so the dynamic evolution of the error state function ( $Y$ ), with initial value  $Y_0$ , can be represented as

$$Y = Y_0.e^{-mt} \quad (7)$$

It means that the error state function ( $Y$ ) is forcedly decreased to zero exponentially with a decrease rate  $m$ . From (7), the derivative of  $Y$  is given as:

$$\frac{dY}{dt} = -m.Y_0.e^{-mt}$$

Hence,

$$\frac{dY}{dt} = -m.Y$$

As a result, the dynamic evolution function can be written as Eq. (8).

$$\frac{dY}{dt} + mY = 0, \quad m > 0 \quad (8)$$

where,  $m$  is a design parameter specifying the rate of evolution.

The dynamic evolution function (8) will drive the error state function ( $Y$ ) of system, decrease to zero exponentially with the decrease rate  $m$ .

### 2.3. Analysis of converter system

The objective of the converter system analysis is to obtain the equation of converter output response. This equation will be used for formulating the duty cycle function in the synthesis process.

### 2.4. Synthesis process

The main objective of the synthesis process is to obtain the control law that guarantees the error state function ( $Y$ ) of system decrease to zero by following the evolution path. In DC–DC power converters, this control law represents the duty cycle equation of the converter. This duty cycle equation  $\alpha(v_o, V_g, i_L)$ , represents  $\alpha$  as a function of the state  $v_o$ ,  $V_g$ , and  $i_L$ .

In order to obtain the duty cycle equation  $\alpha(v_o, V_g, i_L)$ , the dynamic equation of the converter system is analyzed and substituted into the dynamic evolution function (8).

### 2.5. PWM duty cycle generation

The duty cycle equation is used to calculate the desired value of signal level control  $v_{control}$ . The pwm signal is generated by comparing a signal level control  $v_{control}$  with a repetitive waveform as shown in Fig. 5. The frequency of the repetitive waveform with a constant peak, which is a sawtooth  $v_{st}$ , establishes the switching frequency. This frequency is kept constant. Therefore, the dynamic evolution control is operated at constant switching frequency.

## 3. Model of synchronous buck DC–DC converter

The synchronous buck converter is essentially the same as the buck step-down converter with the substitution of the diode for another FET switch. The top FET switch behaves the same way as the buck converter in charging the inductor current. When the switch control is off, the lower FET switch turns onto provide a current path for the inductor when discharging. Although requiring more components and additional switch logic sequencing, this topology improves efficiency with faster switch turn-on time and lower FET series resistance ( $r_{dson}$ ) versus the diode.




Fig. 6. Synchronous buck DC–DC converter.

A schematic diagram for the synchronous buck DC–DC converter is shown in Fig. 6. The state-space averaged model describing the voltage and current dynamics of the synchronous DC–DC buck converter are given by

$$L \frac{di_L(t)}{dt} + v_o(t) = V_g(t) \cdot \alpha(t) \quad (9)$$

$$C \frac{dv_o(t)}{dt} = i_L(t) - \frac{v_o(t)}{R} \quad (10)$$

where  $L$  is the inductance,  $C$  the capacitance,  $R$  the loading resistance,  $V_g(t)$  the input voltage,  $i_L(t)$  the inductor current,  $v_o(t)$  the output voltage and  $\alpha(t)$  the duty cycle, respectively.

Rearranging (4), the output voltage of converter can be written as:

$$v_o(t) = V_g(t) \cdot \alpha(t) - L \frac{di_L(t)}{dt} \quad (11)$$

#### 4. Synthesis of synchronous buck converter controller

Synchronous buck converter in Fig. 6 has two FET switches. Because of those FET switches are operated in complementary, it is sufficient to determine the control function of the top switch only.

The dynamic evolution synthesis of the controller begins by defining the state error function ( $Y$ ). In power electronics application,  $Y$  can be selected as a function of error voltage or error current. In this paper, the selected  $Y$  is a linear function of error voltage as

$$Y = k \cdot v_{err}(t) \quad (12)$$

where  $k$  is a positive coefficient, and  $v_{err}$  is error voltage:

$$v_{err}(t) = V_{ref} - v_o(t) \quad (13)$$

The derivative of  $Y$  is given by:

$$\frac{dY}{dt} = k \frac{dv_{err}(t)}{dt} \quad (14)$$

Substituting (12) and (14) into (8), yields

$$k \frac{dv_{err}(t)}{dt} + m \cdot k \cdot v_{err}(t) = 0 \quad (15)$$

Directly summing the state operating point of converter (11) into (15) we can get:

$$k \frac{dv_{err}(t)}{dt} + m \cdot k \cdot v_{err}(t) + v_o(t) = V_g(t) \cdot \alpha(t) - L \frac{di_L(t)}{dt} \quad (16)$$

Solving for  $\alpha$ , the obtained duty cycle equation  $\alpha(t)$  is given by:

$$\alpha(t) = \frac{k \frac{dv_{err}(t)}{dt} + m \cdot k \cdot v_{err}(t) + v_o(t) + L \frac{di_L(t)}{dt}}{V_g(t)} \quad (17)$$

where the expression for duty cycle  $\alpha(t)$  is the control action of the converter controller.

Duty cycle Eq. (17) forces the state error function ( $Y$ ) to satisfy the dynamic evolution function (8). Consequently, in the increase of time, the state error function ( $Y$ ) is forced to make evolution by following Eq. (7) and decrease to zero ( $Y = 0$ ) with a decrease rate  $m$ . Therefore, in the steady-state condition, the state error function ( $Y$ ) satisfy the equation

$$Y = k \cdot v_{err}(t = \infty) = 0$$




Fig. 7. Synchronous buck converter simulation model.

Thus the state error of the converter will converge to zero.

$$v_{err}(t \rightarrow \infty) = 0 \tag{18}$$

Substituting (13) into (18), we can see that the voltage output of converter converges to the converter’s steady-state:

$$v_o(t \rightarrow \infty) = V_{ref} \tag{19}$$

From the synthesis procedure, it is clear that the dynamic evolution controller works well for nonlinear systems and does not need any linearization or simplification on the system model at all, as normally required in conventional control techniques.

Rearranging the duty cycle Eq. (17), the control function can be written as:

$$\alpha(t) = \frac{V_{ref}}{V_g(t)} + \frac{(mk - 1)}{V_g(t)} v_{err}(t) + \frac{k}{V_g(t)} \frac{dv_{err}(t)}{dt} + \frac{L}{V_g(t)} \frac{di_L(t)}{dt} \tag{20}$$


It is interesting to note that the control function in (20) consists of four distinct parts. The first part is the feedforward term,  $\frac{V_{ref}}{V_g(t)}$ , which is calculated based on the duty cycle at the previous sampling instant. This term compensates for variations in the input voltages.

The second and third terms are similar to the proportional and derivative terms of the perturbations in the output voltage respectively. But the important feature that makes this controller better than the conventional one is that the gain value of the proportional and derivative terms are not fixed. This gain varies with the input voltage. The last term consists of the derivative terms of the inductor current. The gain of this term is also varying with the input voltage.

From (20), we can see that the input voltage, output voltage and inductor current influence in control output. The advantage is the dynamic evolution control can compensate the variations in the input and output voltages and the change of inductor current. It contributes to a better dynamic performance of the controlled system.

**Table 1**  
Simulation Model Parameters.

Parameter	Value
Nominal input voltage	20 V
Output voltage reference	12 V
Inductance ( $L$ )	0.5 mH
Capacitance ( $C$ )	400 $\mu$ F
Initial load ( $R_1$ )	4 $\Omega$
Addition load ( $R_2$ )	4 $\Omega$



**Fig. 8.** Step response of synchronous buck converter with different  $m$ .

For design of a digital dynamic evolution controller, the continuous-time duty cycle Eq. (17) can be transformed to a discrete form:

$$\alpha(n+1) = \frac{k(v_{\text{err}}(n) - v_{\text{err}}(n-1)) + m.k.v_{\text{err}}(n) + v_o(n) + L(i_L(n) - i_L(n-1))}{V_g(n)} \quad (21)$$

## 5. Simulation result

### 5.1. Validation of dynamic evolution control theory

In order to verify the working concept of dynamic evolution control, a comprehensive simulation analysis was conducted. The simulations were performed in Matlab-Simulink environment. The synchronous buck converter scheme and the dynamic evolution control law, which is described by (17), are modelled in Simulink as shown in Fig. 7. The model parameters are listed in Table 1.

Investigation begins by studying the time response of output voltage of synchronous buck DC–DC converter which is controlled with dynamic evolution control. Input voltage is set to 20 V. The reference output voltage was change from 0 to 12 V at  $t = 0$ . Controller parameter was set to  $k = 0.1$ . Time response is investigated for different gain  $m$  values within ranges from 500 to 6000.

Fig. 8 shows the simulation result of the converter time response with various values of gain  $m$ . From the simulation result, we can see that when the value of gain  $m$  is low, the response of converter is slow. When the value of gain  $m$  is higher, response of converter is faster. It is mean that, the higher value of gain  $m$  gives a faster response of controller. The overshoot will occur on the converter output voltage when the value of gain  $m$  is very high. Therefore, the best  $m$  value is the maximum value of gain  $m$  before the overshoot appears.

Fig. 9 shows the error voltage of converter with respect to different values of gain  $m$ . This result shows that the error voltage decrease to zero exponentially at a decrease rate depending on the value of gain  $m$ . Large  $m$  values make the error voltage goes to zero faster. The trajectories of converter with different values of gain  $m$  are shown in Fig. 10.






Fig. 9. Error voltage of synchronous buck converter with different  $m$ .




Fig. 10. Trajectory of dynamic evolution control with difference  $m$ .

## 5.2. Investigation of controller performance

To test the performance of the proposed controller, a comprehensive simulation under step load change with constant and varying input voltage were tested. The reference output voltage was set to 12 V and the load demand was set between 3 A and 6 A every 20 ms. Depending on the simulation result in Fig. 8, the controller parameters are set to  $k = 0.1$  and  $m = 3000$ .

Here the situation where the load changes suddenly from one value of load resistance to another is considered. This is particularly interesting because it is a typical problem for power electronics, where the power supply is supposed to compensate quickly for the load variation.

Figs. 11 and 12 show the performance of the proposed controller under step load change condition. Fig. 11 shows the simulation result under step load change with constant input voltage. The input voltage was fixed to 20 V. At time 20 ms, a step load change occurs, the load resistance changes from 4 to 2  $\Omega$ . As a result of this change, it is shown that the inductor current changes from 3 A to 6 A. The drop in the regulated output voltage went down by 0.5 V and it took about 2 ms for it to settle down at 21 V. From this result we can say that the controllers accomplish to regulate the converter output voltage at a steady-state voltage of 12 V reference.




Fig. 11. Simulation result under step load change with constant input voltage.




Fig. 12. Simulation result under step load change with varying input voltage.

Fig. 12 shows the simulation result under step load change with varying input voltage. Input voltage was set to varying voltage, of a 20 V *dc* voltage with an addition of a 5 V, 100 Hz ripple voltage. The same disturbance setting was applied. At time 20 ms, the load resistance was change from 4 to 2  $\Omega$ . As a result, the inductor current was suddenly changed from 3A to 6A. The drop on the regulated output voltage went down to 0.5 V and it took around 2 ms to settle down. This result is similar to the result in Fig. 11. It means that the controller completely reduced the effect of the ripple disturbance in the input voltage. Clearly, the proposed controller is able to perform satisfactorily well with excellent disturbance rejection and fast response.



## 6. Controller performance comparison

In order to compare the performance of the proposed controller to other control methods, a Simulink model of the buck converter scheme was designed as a plant. According to the experimental result that have been reported in Ref. [14], the Simulink model of DC–DC buck converter has been created with  $L = 1$  mH,  $C = 120$   $\mu$ F, nominal input voltage  $V_g = 50$  V. The nominal load current was 1A. The output regulated voltage was set to 10 V and the nominal loading resistor  $R$  was 10  $\Omega$ . The buck converter parameters are listed in Table 2. The same disturbance with step load change and step input voltage

**Table 2**

Buck converter model parameters for comparison of the controller performance.

Parameter	Value
Nominal input voltage	50 V
Output voltage reference	10 V
Inductance ( $L$ )	1 mH
Capacitance ( $C$ )	120 $\mu$ F
Nominal load current	1 A
Nominal load ( $R$ )	10 $\Omega$

**Fig. 13.** Performance of single-loop PI controller under step load change.**Fig. 14.** Performance of double-loop PI controller under step load change.

change were tested to the conventional single-loop PI, double-loop PI controller and the proposed dynamic evolution control.

Three kinds of controller were applied to the same plant. The first one is a conventional single-loop PI. As in [14], the transfer function for the single-loop PI controller was given by

$$G_{PI}(s) = 0.0001 + \frac{1}{s} \quad (22)$$




Fig. 15. Performance of dynamic evolution controller under step load change.




Fig. 16. Performance of single-loop PI controller under step input voltage change.

The single-loop PI controller was obtained in such a way that the closed-loop step response under nominal working conditions did not have any overshoots and the closed-loop system was well damped even under light load conditions [14].

The second controller method was the cascade controller or double-loop PI controller. Referring to [14], for the voltage loop, the controller parameter was set to

$$G_{PI_1}(s) = 0.1 + \frac{83.33}{s} \quad (23)$$

and for the current loop

$$G_{PI_2}(s) = 0.6666 + \frac{5555}{s} \quad (24)$$

The third controller method is the proposed dynamic evolution control. With reference to the simulation result in Fig. 5, the controller parameters was set to  $k = 0.1$  and  $m = 3000$ .

### 6.1. Load-regulation performance

The reference output voltage was set to 10 V and the load demand was switched between 1A and 0.01A by changing the loading resistor with a MOSFET which was driven by a square-wave signal generator. Fig. 13 shows the performance of




Fig. 17. Performance of double-loop PI controller under step input voltage change.




Fig. 18. Performance of dynamic evolution controller under step input voltage change.

output voltage and load current of the conventional single-loop PI controller. The drop voltage on the regulated output went down as high as 5 V and it took more than 100 ms to settle down. Fig. 14 shows the performance of output voltage and load current of the double-loop PI controller with the same load demand. The drop voltage on the regulated output decreased to 1 V and it took around 10 ms to settle down. Fig. 15 shows the performance of output voltage and load current of the proposed controller with the same load demand. The drop voltage on the regulated output decreased to less than 0.5 V, and it took around 2 ms to settle down.

Clearly, the performance of the dynamic evolution controller was far superior to the conventional single-loop and double-loop PI controller having better disturbance rejection and faster response.

## 6.2. Input voltage regulation performance

The reference output voltage was set to 10 V with constant current demand of 1 A. However the supply voltage was switched between 27 and 50 V. Fig. 16 shows the performance of output voltage of the conventional single-loop PI controller when the input voltage was changed. The drop voltage on the regulated output went as high as 10 V when the supply voltage was changed from 27 to 50 V and it took around 50 ms for the output to settle down. Fig. 17 shows the performance of the double-loop PI controller with the same change in supply. The drop voltage on the regulated output went down to 1 V when

the supply voltage was changed from 27 to 50 V and it took around 10 ms to settle down. Fig. 18 shows the performance of the proposed controller with the same changing supply. The drop voltage on the regulated output went down to less than 0.1 V when the supply voltage was changed from 27 to 50 V and it took around 5 ms to settle down.

Again, the dynamic evolution controller outperformed the conventional single-loop and double-loop PI controller having better disturbance rejection and a faster response.

## 7. Conclusions

A new control technique has been presented and implemented successfully for the controller of a synchronous buck DC–DC converter. The performance of dynamic evolution control under step load change and step input voltage change condition has been tested and compared with single-loop and double-loop PI controller. From the result, the proposed dynamic evolution controller outperforms a conventional single-loop and double-loop PI controller with better disturbance rejection and a faster response. The controller has been shown to be robust against load changes and supply changes.

The advantages of the proposed dynamic evolution control controller compared with the conventional PID controller are:

- DEC has just one parameter that must be tuned, instead of the PID which have two or three parameters. In the case of double-loop PID, there are 4 or 5 parameters making it easier to tune.
- Good response to the variations of input and output voltage.
- Fast response and stable.

However the disadvantage of DEC is that the duty cycle calculation has a division component, making it difficult to implement in analog circuit form.

## References

- [1] K. Ogata, *Modern Control Engineering*, Prentice-Hall, Inc., 1997.
- [2] A.R. Oliva, S.S. Ang, G.E. Bortolotto, Digital control of a voltage-mode synchronous buck converter, *IEEE Transactions on Power Electronics* (January) (2006) 157–163.
- [3] A.S. Samosir, A.H.M. Yatim, Implementation of new control method based on dynamic evolution control for DC–DC power converter, *International Review of Electrical Engineering Journal* (February) (2009) 1–6.
- [4] S.C. Tan, Y.M. Lai, C.K. Tse, M.K.H. Cheung, A fixed-frequency pulse-width-modulation based quasi sliding mode controller for buck converters, *IEEE Transactions on Power Electron.* (November) (2005) 1379–1392.
- [5] S.C. Tan, Y.M. Lai, C.K. Tse, M.K.H. Cheung, Adaptive feedforward and feedback control schemes for sliding mode controlled power converters, *IEEE Transactions on Power Electronics* (January) (2006) 182–192.
- [6] T. Chang, D. Yuan, H. Hanek, Matched feedforward/model reference control of a high precision robot with dead-zone, *IEEE Transactions on Control System Technology* (January) (2008) 94–102.
- [7] V.S.C. Raviraj, P.C. Sen, Comparative study of proportional–integral, sliding mode, and fuzzy logic controllers for power converters, *IEEE Transactions on Industry Applications* (March) (1997) 518–524.
- [8] A. Kolesnikov, G. Veselov, A. Kolesnikov, A. Monti, F. Ponci, E. Santi, R. Dougal, Synergetic synthesis of DC–DC boost converter controllers: theory and experimental analysis, *IEEE APEC* (March) (2002) 409–415.
- [9] A.S. Samosir, A.H.M. Yatim, Implementation of new control method based on dynamic evolution control with linear evolution path for boost DC–DC converter, *PECON* (December) (2008) 213–218.
- [10] A.S. Samosir, A.H.M. Yatim, Dynamic evolution control of bidirectional DC–DC converter for interfacing ultracapacitor energy storage to fuel cell electric vehicle system, *AUPEC* (December) (2008) 1–6.
- [11] H. Erdem, Comparison of fuzzy, PI and fixed frequency sliding mode controller for DC–DC converters, *ACEM* (September) (2007) 684–689.
- [12] S. Uran, M. Milanovic, State controller for buck converter, in: *Proceedings of the IEEE Region 8 Conference on Computer as a Tool, EUROCON*, vol. 1, 2003, pp. 381–385.
- [13] V.M. Nguyen, C.Q. Lee, Tracking control of buck converter using sliding-mode with adaptive hysteresis, *PESC* (June) (1995) 1086–1093.
- [14] K.M. Tsang, W.L. Chan, Cascade controller for DC/DC buck converter, *IEE Proceedings Electric Power Applied* 152 (4) (2005) 827–831.
- [15] Y. Ni, J. Xu, A fixed-frequency sliding mode controller for buck converter in continuous conduction mode, *APEC* (February) (2009) 794–798.