

Design of Frequency Generator and Amplifier Level Converter Using 300nm CMOS Technology for Electro Capacitive Cancer Therapy (ECCT) Standard Operation Mode System

Febry Ramos Sinaga
Department of Electrical Engineering
University of Lampung
Bandar Lampung, Indonesia
febryramoss@gmail.com

Muhamad Komarudin
Department of Electrical Engineering
University of Lampung
Bandar Lampung, Indonesia
m.komarudin@eng.unila.ac.id

Syaiful Alam
Department of Electrical Engineering
University of Lampung
Bandar Lampung, Indonesia
saifalam0@gmail.com

Helmy Fitriawan
Department of Electrical Engineering
University of Lampung
Bandar Lampung, Indonesia
helmy.fitriawan@eng.unila.ac.id

Abstract—Electro capacitive cancer therapy (ECCT) system are constructed by six sub-systems, in this paper presented design and simulation for two sub-system in ECCT namely frequency generator and amplifier level converter. Design of two sub-system become first study for ECCT system can be applying to the IC technology. Design process begins with understand ECCT standard operation mode signal specification like input signal voltage, output signal voltage, form and frequency. Then using ring oscillator, negative clamper biased, two stage operational amplifier (op amp) circuits that estimated can produce those signal specification and layout them based on BSIM 3.1 MOSFET model using 300nm CMOS technology. Simulation result show that the system layout can produce 19Vpp, 100 kHz and asymmetric output signal from 5 volt DC input signal.

Keywords—*Electro Capacitive Cancer Therapy (ECCT); CMOS Technology; Ring Oscillator; Negative Clamper Biased; Operational Amplifier*

I. INTRODUCTION

THE rapid growth of cancer disease in many countries has become an urgent crisis. The World Health Organization (WHO) research find 14.1 million new cases per year in 2012 and they will probably increase to 22 million cases per year in 2032. The most common cancers in 2012 are lung (1.8 million cases), breast (1.7 million cases), and large bowel (1.4 million cases) [1].

There are several conventional technologies that have been used for cancer medical treatment, such as radiotherapy, cryogenic and chemotherapy. However, these technologies are

inflexible and operationally high-priced. Electro capacitive cancer therapy (ECCT) has become an alternative technology for cancer treatment. ECCT was invented by Dr. Warsito P. Taruno and friends at Ctech Labs EdWar Technology based on Yoram Palti research about tumor treatment fields (TTF) [2]. ECCT work harness electric field low intensity and has good percentage to treat stadium IV cancer on soft tissues.

To reach optimum percentage, the ECCT must be used continuously in long-term with precise electric voltage and frequency. That continuously long-term application must be accompanied with durable electric power source and it should make the patient comfort. Durable electric power source can be obtained from minimize power dissipation while patient coziness can be obtained from minimize system dimension. By applying ECCT to 300nm CMOS technology, it will not only make the system power dissipation and dimension smaller but also the production cost will be cheaper [3].

In this work, the process of design, checking and simulation mask layout using ElectricVLSI and LTspiceIV software are described.

II. ECCT STANDARD OPERATION MODE

Electro capacitive cancer therapy (ECCT) system are constructed by six sub-systems, such as charger adapter, power supply, DC-DC converter, frequency generator, amplifier level converter (ALC) and electrode in apparel as in figure 1.

ECCT standard operation mode produces 20 volt peak-to-peak (Vpp), 100 kHz, and square shape signal output [2]. On

ECCT standard operation mode, frequency generator function for converts 5 volt DC signal from DC-DC converter sub-system to 100kHz oscillation signal that has square shape, while amplifier level converter (ALC) will shift voltage level frequency generator output and amplify it to 20Vpp.




Fig. 1. ECCT System Block Diagram

A. Frequency Generator

Frequency generator sub-system is composed of ring oscillator circuit which is equipped with control voltage as shown in figure 2 [4].




Fig. 2. Ring Oscillator Schematic

The ring oscillator and control voltage approach in this work adopt US patent 7,230,499 and each stage following unity voltage gain (gm) equation [5].

$$gm = \left(I_D \times K_p \times \frac{W}{L} \right)_{NMOS} + \left(I_D \times K_N \times \frac{W}{L} \right)_{PMOS} \quad (1)$$

Where:

$$K_p = \frac{\mu_p \cdot (C_{ox} \cdot \epsilon_{ox})}{t_{ox}} \quad (2)$$

$$K_N = \frac{\mu_n \cdot (C_{ox} \cdot \epsilon_{ox})}{t_{ox}} \quad (3)$$

So, as for determine the oscillation signal period and signal frequency that are produced by frequency generator, the following below equation is used:

$$T_{RF} = 2 \times \frac{1}{gm} \times C_{delay} \quad (4)$$

$$f_{osc} = \frac{1}{n \cdot T_{RF}} \quad (5)$$

Where T_{RF} is signal period on each stage, C_{delay} is capacitance load (C_L) [5] and n is number of ring oscillator stages [6].

B. Amplifier Level Converter

This sub-system is composed of negative clamper biased circuit and operational amplifier (op amp) circuit. The negative clamper biased serves to shift the voltage level, while op amp will amplify that shifted signal to 20Vpp. The op amp circuit which is used in this work adopt two stage op amp methodology [3][7] as shown in figure 3.




Fig. 3. Amplifier Level Converter Schematic

III. MASK LAYOUT SYSTEM DESIGN

The data which is used in this layout design process comes from ECCT standard operation mode signal specification, BSIM3 models for AMI semiconductor C5 process, MOSIS scalable CMOS (SCMOS) design rules and default parasitic project value in ElectricVLSI.

A. Frequency Generator Layout

For generating 100 kHz and forming square shape output signal from 5 volt DC input signal, frequency generator layout composed of 7 stages ring oscillator and drives strength control is voltage. The total number of transistor used in this sub-system are 16 NMOS and 15 PMOS component which are interconnected in series and parallel as shown in figure 4.




Fig. 4. Frequency Generator Mask Layout for ECCT Standard Operation Mode

The W/L ratio using in layout of PMOS is 30/2 and NMOS is 10/2. That ratio used for make signal rise time same as signal fall time, so the output signal can begin oscillate from 2,5 volt and forming square shape. In addition to NMOS and PMOS components, frequency generator also requires 300pF capacitor on stage 1 to stage 4 for increase the delay time frequency generator. Due to very large layout are needed 300pF capacitor is just simulated with value on every c_delay pin.

B. Amplifier Level Converter

Negative clamper biased layout is composed of a 500kΩ resistor, two capacitor and 1N4148 diode model from diode.inc as shown in figure 5.




Fig. 5. Negative Clamper Biased Mask Layout

Operational Amplifier layout is composed of 13 NMOS, 25 PMOS and a compensation capacitor as shown in figure 6.




Fig. 6. Operational Amplifier Layout

All components and sub-systems above have been checked following DRC, ERC and LVS tools in ElectricVLSI. Beside that the total layout areas that needed to layout all frequency generator and amplifier level converter sub-system is $0.52\text{mm} \times 0.52\text{mm}$ or 0.2704mm^2 .

IV. SIMULATION RESULT AND DISCUSSION

In this work, each sub-system layout is simulated by including the parasitic effect using ElectricVLSI and output signal viewed in graphical form using LTspiceIV software.

Figure 7 shows the output signal from frequency generator layout. From figure 6 it can be seen that frequency generator can produce 100.01 kHz and square shape signal. The parasitic effect does not affect the frequency generator performance.




Fig. 7. Output Signal of Generator Frequency Layout

Figure 8 shows the output signal from negative clamper biased layout after receiving 100.01 kHz and square shape signal from frequency generator.




Fig. 8. Output Signal of Negative Clamper Biased Layout

It can be seen the signal voltage level shift 2.5 volt toward negative x-axis and keep oscillating on frequency 100.01 kHz, but the shape of signal is not square anymore. That is due to capacitor and resistor value not big enough. Bigger value of capacitor or resistor will increase the “charging” and “uncharging” circuit time constant which affecting the stability of the output signal. Moreover, bigger resistor and capacitor value need bigger layout area which result in the amount of system layout area and production cost.

Figure 9 shows the output signal from op amp layout after receiving negative clamper biased’s signal. This figure also shows the result of full layout system output.




Fig. 9. Output Signal of Op Amp

As be seen, the output signal oscillate on frequency 100kHz and has 19Vpp voltage range, but there are several phenomena that affect to the output signal. That phenomena are shifting of the signal to the negative x-axis direction and asymmetric signal form. Shifting of the signal does not make the output signal begin to oscillate from 0 volt but from -0.47 volt and becomes one of the asymmetric signal forming factors. That phenomena can be occurs because op amp layout have an offset voltage characteristic. Moreover the asymmetric signal form occurs because common-mode rejection ratio (CMRR) op amp characteristic. Effect of parasitic affect to the asymmetric differential amplifier stage performance in op amp so that the CMRR value become less and produce the asymmetric output signal. For better layout system performance, improvement can be done with change the clamper circuit and increase the CMRR value along decrease the offset voltage with change or modify the op amp methodology circuit.

V. CONCLUSIONS

In this work, mask layout design of frequency generator and amplifier level converter using 300nm CMOS technology has been made. This layout design intended for two sub-system from electro capacitive cancer therapy (ECCT) standard operation mode system. From the simulation results is known that the layout design can produce signal frequency and voltage output corresponding to the ECCT standard operation mode system that Ctech Labs EdWar Technology manufactured but cannot meet the characteristic of signal shape and voltage level from that system. Future research will be directed to improvement of the amplifier level converter layout system performance and make the layout of DC-DC converter sub-system so that every ECCT sub-system can be packaging in an IC with CMOS battery as a power supply.

REFERENCES

- [1] World Health Organization, IARC. Global battle against cancer won't be won with treatment alone: Effective prevention measures urgently needed to prevent cancer crisis. 2014 Feb 3:[2 p.]
- [2] Taruno WP. *Treatment of Lung, Liver, Bones, and Brain Metastasized Breast Cancers using Electro-Capacitive Cancer Therapy*. 10th Congress on International Society of Medical Laser Application (ISLA). 2015.
- [3] Baker RJ. *CMOS Circuit Design, Layout, and Simulation*. 3rd rev. ed. New Jersey: Wiley; 2010.
- [4] McNeill JA; Ricketts DS. *The Designer's Guide to Jitter in Ring Oscillator*. United State of America: Springer; 2009.
- [5] Cang J. US Patent 7,230,499 B2.
- [6] Mandal MK, Sarkar BC. *Ring Oscillator: Characteristics and applications*. Indian Journal of Pure and Applied Physics. 2010; 48: pp.136-45.
- [7] Allen PE, Holberg DR. *CMOS Analog Circuit Design*. 2nd rev. ed. New York: Oxford University Press; 2002.